

PATENT ABSTRACTS OF JAPAN

(11)Publication number : 06-054569

(43)Date of publication of application : 25.02.1994

(51)Int.Cl.

H02P 3/08

G11B 15/46

G11B 15/48

(21)Application number : 04-205477

(71)Applicant : SANYO ELECTRIC CO LTD

(22)Date of filing : 31.07.1992


(72)Inventor : HIROSE YOSHIKI

(54) D.C. MOTOR DAMPING CONTROL CIRCUIT

(57)Abstract:

PURPOSE: To achieve highly accurate control at a low cost by providing a computing means for calculating an predicted damping time of a d.c. motor and a damping pulse generating means.

CONSTITUTION: An FG pulse output from a frequency generator(FG) 14 is amplified by a amplifier 6, and input into a speed control circuit 18 and pulse width measurement circuit 20. The speed control circuit 18 outputs a speed control signal, and thereby controls a capstan motor 12 in conjunction with a damping pulse from a damping pulse generation circuit 22. The pulse width measurement circuit 20 is also fed with the damping pulse, and thus measures three sorts of pulse width data. Based on the frequency of a first FG pulse output from the pulse width measurement circuit 20 after the first transition of the damping pulse and that of a second FG pulse just before a measured data storage block 24, a damping pulse computation circuit 26 calculates a predicted damping time from a damping pulse being risen in at the damping pulse wide computation circuit 26 to the capstan motor 12 being stopped. The damping pulse generation circuit 22 make the damping pulse fall with accuracy based on the resultant predicted damping time.



LEGAL STATUS

[Date of request for examination]

28.01.1997

[Date of sending the examiner's decision of rejection]

[Kind of final disposal of application other than the examiner's decision of rejection or application converted registration]

[Date of final disposal for application]

[Patent number]

2834943

[Date of registration]

02.10.1998

[Number of appeal against examiner's decision]